



FIG.1


Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 2 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 3 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 4 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 5 of 30 REPLACEMENT SHEET




TABLE 400


	XAUI Protocol	
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits	40 data bits	80 data bits
4 link bits	4 link bits	
4 lock bits	4 lock bits	
4 clock bits	4 clock bits	4 clock bits
4 fast clock bits	4 fast clock bits	
1 CLOCK MODE SELECT bit	1 CLOCK MODE SELECT bit	

	CDL Protocol	
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits	40 data bits	80 data bits
4 link bits	4 link bits	4 link bits
4 lock bits	4 lock bits	4 lock bits
4 clock bits	4 clock bits	4 clock bits
4 fast clock bits	4 fast clock bits	
1 CLOCK MODE SELECT bit	1 CLOCK MODE SELECT bit	


	XGMII Protocol	
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits	80 data bits	40 data bits
4 lock bits	4 lock bits	
4 clock bits	4 clock bits	4 clock bits
3 MODE SELECT bits	·	
1 DIFFERENTIAL CLOCK MODE SELECT bit		
	1 CLOCK MODE SELECT bit	
		4 output enable bits

FIG.4


Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 7 of 30 REPLACEMENT SHEET




Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 8 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 9 of 30 REPLACEMENT SHEET





Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 10 of 30 REPLACEMENT SHEET






FIG.9

Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 11 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 12 of 30 REPLACEMENT SHEET




Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 13 of 30 REPLACEMENT SHEET


1062 1064 TRANSMITTER CLOCK PAD DELAY CIRCUIT 1004 1062 TCPD.03 1206 1062 1062 1062 FROM 1060 X HZR > 1062 1062 1054 1056 1058

FIG. 12


Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 14 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 15 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 16 of 30 REPLACEMENT SHEET



TRANSMITTER REGISTER MULTIPLEXER 1012




FIG.16






FIG.17


Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 19 of 30 REPLACEMENT SHEET




Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 20 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 21 of 30 REPLACEMENT SHEET




Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 22 of 30 REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 23 of 30

REPLACEMENT SHEET



Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 24 of 30 REPLACEMENT SHEET




FIG.23

Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 25 of 30 REPLACEMENT SHEET




FIG.24




FIG.25

Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 27 of 30 REPLACEMENT SHEET




FIG.26

Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 28 of 30 REPLACEMENT SHEET




FIG.27

Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 29 of 30 REPLACEMENT SHEET

2802	Convey a First Bit of a Character of a Signal Through a First Interconnect of the Plurality of Substantially Parallel Interconnects
	•
2804	Convey a Second Bit of the Character of the Signal Through a Second Interconnect of the Plurality of Substantially Parallel Interconnects
<u>2806</u>	Convey a Power Supply Voltage Through a Third Interconnect of the Plurality of Substantially Parallel Interconnects

FIG.28

Inventors: Amirichimeh et al. Appl. No. 10/695,458 Sheet 30 of 30 REPLACEMENT SHEET

<u>2902</u>	Convey a First Data Bit of a Character of a Signal Through a First Interconnect of the Plurality of Substantially Parallel Interconnects
2904	Convey a Second Data Bit of the Character of the Signal Through a Second Interconnect of the Plurality of Substantially Parallel Interconnects
2906	Convey a Control Bit of the Character of the Signal Through a Third Interconnect of the Plurality of Substantially Parallel Interconnects

FIG.29